In this paper, a CMOS wide-band second-order voltage-mode allpass filter as a time delay cell is proposed. The proposed all-pass filter is made up of solely two transistors as active elements and four passive components. This filter demonstrates a group delay of approximately 60 ps within a bandwidth of 5 GHz, achieving maximum delay-bandwidth-product (DBW). The proposed circuit is highly linear and has an input-referred 1-dB compression point P 1dB of 2 dBm. The power consumption of the proposed circuit is only 10.3 mW. On the other hand, an active inductor is employed in the all-pass filter instead of a passive RLC tank, thereby the three passive components are eliminated, in order to tune the time delay and improve the size. In this case, even though the power consumption increases, the time delay can be controlled across an improved bandwidth of approximately 10 GHz. Moreover, the circuit demonstrates a 1-dB compression point P 1dB of 18 dBm. The proposed all-pass filter is simulated in TSMC 180-nm CMOS process parameters.
Introduction
All-pass filters as delay stages have a large variety of applications and have been utilized in many different radio frequency (RF) and phase shift circuits like synchronizing ultra-wideband (UWB) impulse radios with locally generated reference pulses, equalizers, and analog/RF beamformers [1] [2] [3] [4] . There are several both current-and voltage-mode all-pass filters in the literature [5] [6] [7] , using one or more operational voltage or current amplifiers. Whereas, these filters suffer from low bandwidth due to the presence of high impedance nodes and have therefore low operating frequencies.
All-pass-filter-based time delays demonstrate better performance in terms of area-efficiency and loss than approaches relying on transmission lines or lumped LC delay lines, since these circuits occupy larger areas and are impractical for on-chip implementations. As a consequence, lots of delay stages, e.g., wide-band RF analog beamformers, realized by using all-pass-filter-based delay approximations, have been recently studied [8, 9] . Many reported delay stages are normally realized by cascading first-order all-pass filters, e.g., gm-(R)C filters, and these circuit topologies, however, suffer from limited bandwidths about up to 2.5GHz [9, 10] . As a suitable alternative, second-order all-pass filters can therefore be main components for realization of delay structures with nanosecond delay. Generally, high-order rational all-pass filters can be divided into several second-order all-pass filters with complex-conjugate poles and first-order all-pass filters. Most conventional reported wide-band secondorder all-pass filters employed one or two passive inductors which are bulky, occupying a large area [11] [12] [13] [14] . Among all, only the filter in [13] was capable of tuning time delay by using varactor diodes, since tunability is a good feature of signal processing and communication circuits, e.g., in phase shifters and beamformers.
This paper introduces a CMOS RF second-order all-pass filter which utilizes an active inductor, thereby not only time delay can be tuned but also the overall size will be reduced considerably compared with the conventional circuits. The proposed all-pass filter employs Padé approximation, approximating accurately to an ideal delay and demonstrating a flat group delay through a wide frequency range [11, 12] . To achieve maximum delay-bandwidth-product (DBW), a second-order all-pass filter using Padé technique is thus a better candidate than the cascade of two first-order all-pass filters for realization of a second-order delay circuit. This paper is structured as follows. Section 2 presents the proposed allpass filter and determines theoretical analyses. In Sect. 3, the tunability of the proposed second-order all-pass filter is provided. Simulation results are given in Sect. 4. Section 5 provides conclusions. The ideal transfer function of a second-order all-pass filter utilizing Padé approximation is expressed by
where ω n is the natural frequency and Q is the quality factor of the all-pass filter. By changing the values of ω n and Q, the position of poles and zeros in the complex plane is controlled and determined.
Circuit design
The proposed wide-band second-order all-pass filter as a time delay cell is indicated in Fig. 1 . Assuming that g m1,2 g ds and ignoring the parasitics of the transistors, the transfer function of the proposed second-order all-pass filter can be defined as
where g m1 and g m2 are the transconductances of M 1 and M 2 , respectively. If the following conditions are satisfied:
an all-pass structure will be realized with the same frequencies of the leftplane poles and right-plane zeros, resulting in twice the phase and group delay responses of an all-pass circuit. Therefore, the transfer function in (2) can be rewritten as
From (4), the natural frequency and quality factor of the proposed secondorder all-pass filter are determined, respectively, as
The voltage gain of the all-pass filter is −1 at low frequencies, as the capacitor C and inductor L are considered as an open-circuit and sort-circuit, respectively. At high frequencies, the capacitor C shorts the source terminal of M 1 to ground and, hence, a voltage gain equal to −1 is obtained again. The pole/zero frequencies and phase response of the second-order all-pass filter can be expressed, respectively, by
and, thus, group delay response is given as
where ω is the angular frequency. From (9) , note that, the group delay is equal to 2Lg m1 at low frequencies and g m2 (i.e., R 2 = 1/g m2 ) will be neglected, since the inductor L shorts the source of M 1 to ground at DC. At high frequencies, the resistor R 2 can be regarded as a source degeneration resistor, contributing to the linearity of the circuit. When Q < 0.5, the all-pass filter has two real poles in the left-half plane, while for Q > 0.5 a complex conjugate pole-pair appears. When Q = 1/ √ 3, the maximum flat delay will be achieved and Padé approximation is matched and, therefore, DBW will be guaranteed [11] . It can be noted that, the circuit can achieve larger delay over a wider bandwidth by choosing appropriate g m , L, and C (low transconductance and small values of L and C) compared to the gm-(R)C filters, since the natural frequency of the proposed filter is 1/ √ LC .   1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 
Non-ideality consideration
We will now consider the effects of parasitic capacitors C gs and C gd on the performance of the proposed all-pass filter in Fig. 1 . The parasitic pole stemmed from C gd is almost equal to 1/R 1 C gd . From (3), the value of resistor R 1 should be small. Hence, the effect of C gd can be neglected, as its parasitic pole will be far beyond the dominant poles/zeros. Therefore, C gs can be only assessed for the evaluation. Considering finite output impedance of M 1 and C gs which affect the pole/zero frequencies and DC-gain, the transfer function of the secondorder all-pass filter is given as
where g ds is the output conductance of M 1 . If g m1, 2 g ds and the conditions in (3) are satisfied, the transfer function can be rewritten as 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65 As it can be observed, for C C gs , (4) and (11) will be the same. Further analysis shows that C gs creates variations on the gain and group delay responses at high frequencies. Whereas, these variations can be adjusted by varying the resistor R 2 in the proposed all-pass filter. This will be discussed in Sect. 4.
3 The tunability of the proposed second-order all-pass filter An active inductor can be an attractive option for tuning time delay in the proposed second-order all-pass filter, since they offer a variety of advantages, e.g., small chip area, large and tunable inductance value and self-resonant frequency, and also compatibility with standard CMOS technology [15] . Fig. 2(a) shows a one-port grounded active inductor [16, 17] , which is used in the proposed second-order all-pass filter. Assuming for simplicity that g m(ind) g ds(ind) , the input admittance of the active inductor, i.e., Y ind (= 1/Z ind ), can be easily obtained by using its small signal equivalent circuit shown in Fig. 2 
Active inductor
where the pole and zero frequencies of the input admittance are ω p = g m(ind) /C gs and ω z = 1/RC gs , respectively. The active inductor exhibits an inductive behavior in the frequency range of ω z < ω < ω p .
The input admittance achieved in (12) can therefore be modeled by a parallel RL circuit, which is shown in Fig. 2(c) as
where G P = 1/R P is determined as parallel and R S as series resistance with inductor L. From (12) and (13), the parameters of the RL equivalent circuit can be expressed by
Note that, the R P is here a passive resistor which by varying its value, the L and R S will change accordingly as well. Moreover, the values of L and R S will change with the frequency, since they are active elements. 3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 Fig. 3 illustrates the proposed all-pass filter exploiting an active inductor in order to tune the delay, and to that end, we replaced the active inductor shown in Fig. 2(a) with the parallel RLC circuit in Fig. 1 . Capacitor C P = C sb1 + C db2 + C gs3 + C sb3 is the total parasitic capacitances at the source terminal of M 1 , depending on MOSFET technology, transistor size, and frequency. Therefore, the overall area can be improved, as there is not any passive capacitor at this node. The new transfer function of the proposed circuit is determined by 
If L + C P R P R S g m1 R P L, g m1 R S 1, and conditions in (3a)-(3b) are satisfied, the transfer function can be rewritten as
which is nearly the same as that in (4).
Simulation results
The proposed second-order all-pass filter is designed in 180nm TSMC CMOS parameters and simulation is performed using HSPICE and Virtuoso Cadence. 3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 We will simulate both the proposed second-order all-pass filters depicted in Figs. 1 and 3 , without and with active inductor respectively, to demonstrate their overall performance. First, the proposed circuit shown in Fig. 1 is simulated with g m1 = 31.5mA/V, g m2 = 3.7mA/V, and Q = 1/ √ 3 (for maximum DBW). This proposed filter consumes only 10.3mW power.
In Fig. 4 the gain and phase responses of the second-order all-pass filter (without active inductor) are shown. The gain roll-off is due to the existence of parasitic effects of the transistors and also due to the fact that the DC gain of the all-pass filter is less than unity (refer to (2) ). The group delay response of the proposed all-pass filter is shown in Fig. 5 , indicating a flat group delay equal to 59.8ps over an approximately 5GHz bandwidth, which is very close to the theoretical value in (9) with an error of about 11.5%. Fig. 6 shows the gain and group delay responses of the second-order all-pass filter under different values of R 2 (= 1/g m2 ). It is obvious that by varying g m2 , flat gain and group delay responses are achieved at higher frequencies, and implies that g m2 is proportional to the group delay (refer to (9) ).
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Finally, the proposed all-pass filter using an active inductor shown in Fig. 3 is simulated with g m1 = 18mA/V and g m2 = 117mA/V. The transconductance of the active inductor (g m2 = g m(ind) ) is considered large enough to lower down the values of L and R S (refer to (14) ), improving the linearity of the circuit, however the overall power consumption will increase. The active inductor-based all-pass filter consumes around 33.3mW power from a 1.8V supply voltage. The value of resistor R S (see Fig. 2 ) is very small and, therefore, can be ignored. From (14c) and R P = 250Ω, we find R S = 8.8Ω. To find the value of active inductance L, we simulated only the active inductor (the part inside the dotted box) shown in Fig. 3 with the same parameters required as the entire circuit. Fig. 9 shows this simulated inductance L for different values of R P .
Pre-and post-layout simulation results for the gain and group delay responses of the proposed active inductor-based all-pass filter with R P = 250Ω are shown in Fig. 10 , indicating small differences in the obtained responses. As shown, the value of group delay for the post-layout simulation is nearly 23.4ps. The gain and group delay responses of the proposed circuit under different values of R P (R P is swept between 50Ω ∼ 1.85KΩ with the steps of 200Ω), which are based on typical case are shown in Fig. 11 . As it can be seen, delay can be tuned (fine-tuned) over an improved frequency range up to around 10GHz by varying the passive resistor R P . The fine-tuning can be easily performed by a binary weighted resistor bank (switched-resistors) instead of the R P in Fig. 3 . In Fig. 12 , the post-layout input-referred noise response 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 Fig. 13 . The input P 1dB and IIP3 are 18dBm and 22.67dBm at 500MHz with R P = 250Ω, respectively. Table 2 compares the proposed second-order voltage-mode active inductorbased all-pass filter with some other reported wide-band second-order circuits. As it can be observed, the proposed all-pass filter demonstrates a higher lin -1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 earity than the other filters. Moreover, there is not any passive inductor, which is bulky and area-consuming, in the proposed filter compared to the circuits using one or two passive inductors. It can also be mentioned that the proposed filter is capable of achieving more delay over a wider frequency range (see Fig. 11 ) than the filter in [18] , however at a higher power consumption.
For further analysis, Monte Carlo and corner analyses are carried out on the circuit in Fig. 3 and results 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65 sian distribution and 50 iterations, which are based on typical case. In this case, maximum variation on the group delay of the proposed all-pass filter over the frequency band due to the mismatch is just 4.8%. Since process, voltage, and temperature (PVT) variations may affect the gain and thus the group delay response, the proposed active inductor-based all-pass filter is simulated under these variations. Fig. 16 indicates the group delay responses under different supply voltages and temperatures, with R P = 250Ω. As shown, the obtained responses due to PVT have small differences. Fig. 17 shows the layout of the proposed second-order voltage-mode active inductor-based all-pass filter. The core area is approximately 32µm×59µm. 1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 64 65
Conclusion
This paper presents a tunable wide-band second-order voltage-mode all-pass filter as a time delay cell. The proposed all-pass filter shows a flat group delay of 60ps over a 5GHz bandwidth, which achieves maximum delay-bandwidthproduct (DBW). This filter consumes only 10.3mW power and proves a higher linearity than the other published second-order all-pass filters using just one grounded inductor. Additionally, an active inductor is utilized in order to control the time delay of the proposed second-order all-pass filter and to decrease the overall area. In this condition, the proposed active-inductor-based all-pass filter consumes around 33.3mW power, while its time delay is varied for different values of tunable resistor in the active inductor. The proposed filter achieves an input-referred 1-dB compression point P 1dB of 18dBm .  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65 
